FPGA Implementation of Programmable Pulse Mode Neural Network with on Chip Learning for signature application | IEEE Conference Publication | IEEE Xplore