FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration | IEEE Conference Publication | IEEE Xplore