Automatic Optimization Techniques for Formal Verification of Asynchronous Circuits | IEEE Conference Publication | IEEE Xplore