A Transmission Line Modelling VLSI processor designed with a novel Electronic System Level Methodology | IEEE Conference Publication | IEEE Xplore