Process Variation Aware Comprehensive Layout Synthesis for Yield Enhancement in Nano-meter CMOS | IEEE Conference Publication | IEEE Xplore