Optimum design of two-level MCML gates | IEEE Conference Publication | IEEE Xplore