4-bit 2-Gsample/s flash A/D converter using latched-skewed-logic in 0.13um CMOS | IEEE Conference Publication | IEEE Xplore