DLX HOTOKADA: A design and implementation of a 32-bit dual core capable DLX microprocessor with single level cache | IEEE Conference Publication | IEEE Xplore