Variance reduction techniques for Monte Carlo simulations. A parameterizable FPGA approach | IEEE Conference Publication | IEEE Xplore