Improved clock-phase generator based on self-biased CMOS logic for time-interleaved SC circuits | IEEE Conference Publication | IEEE Xplore