Layout exploration of geometrically accurate arithmetic circuits | IEEE Conference Publication | IEEE Xplore