Mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme | IEEE Conference Publication | IEEE Xplore

Mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme


Abstract:

Emerging devices open the way to build nanoscale logic cells, dedicated to high-density reconfigurable computation. Nevertheless, in an architectural context, fine-grain ...Show More

Abstract:

Emerging devices open the way to build nanoscale logic cells, dedicated to high-density reconfigurable computation. Nevertheless, in an architectural context, fine-grain logic cells integration is limited by traditional interconnection scheme and associated overload. This paper describes an interconnection scheme, based on static and incomplete interconnection topologies. We also propose a method to map functions onto such architectures. Then, to evaluate 4 proposed topologies, we test mapping efficiency and fault tolerance. The analyses show that this approach could improve scalability of traditional FPGAs by a factor of 8.
Date of Conference: 13-16 December 2009
Date Added to IEEE Xplore: 17 February 2010
ISBN Information:
Conference Location: Yasmine Hammamet, Tunisia

References

References is not available for this document.