Optimized joint NARX ANN - embedded processor design methodology | IEEE Conference Publication | IEEE Xplore