A PLL configuration for reducing both incoming and inherent jitters | IEEE Conference Publication | IEEE Xplore