A high throughput CAVLC hardware architecture with parallel coefficients processing for HDTV H.264/AVC enconding | IEEE Conference Publication | IEEE Xplore