Genetic algorithm based variable ordering of BDDs for multi-level logic optimization with area-power trade-offs | IEEE Conference Publication | IEEE Xplore