A high performance full pipelined arquitecture of MLP Neural Networks in FPGA | IEEE Conference Publication | IEEE Xplore