A Low Cost circuit level fault detection technique to Full Adder design | IEEE Conference Publication | IEEE Xplore