ILP formulation for hybrid FPGA MPSoCs optimizing performance, area and memory usage | IEEE Conference Publication | IEEE Xplore