FPGA implementation of very high radix square root with prescaling | IEEE Conference Publication | IEEE Xplore