Analog design procedures for channel lengths down to 20 nm | IEEE Conference Publication | IEEE Xplore