Supply-voltage down conversion for digital CMOS designs | IEEE Conference Publication | IEEE Xplore