Automatic layout generation of power MOSFET transistors in bulk CMOS | IEEE Conference Publication | IEEE Xplore