An FPGA-based hardware accelerator for simulating spatiotemporal neurons | IEEE Conference Publication | IEEE Xplore