Automatic circuit generation for sequential logic debug | IEEE Conference Publication | IEEE Xplore