Impact evaluation of logic blocks configuration on FPGA's soft error rate estimation | IEEE Conference Publication | IEEE Xplore