Power-efficient sum of absolute differences architecture using adder compressors | IEEE Conference Publication | IEEE Xplore