Low-power comparator in 65-nm CMOS with reduced delay time | IEEE Conference Publication | IEEE Xplore