Exploring Multi-level Design to Mitigate Variability and Radiation Effects on 7nm FinFET Logic Cells | IEEE Conference Publication | IEEE Xplore