Balanced Ternary Logic Gates with Memristors | IEEE Conference Publication | IEEE Xplore