Test Architecture for Fine Grained Capture Power Reduction | IEEE Conference Publication | IEEE Xplore