Design of a phase alignment circuit for lock in amplifiers in $1.8\mathrm{V}-0.18\mu \mathrm{m}$ CMOS technology | IEEE Conference Publication | IEEE Xplore