Delay-lines jitter modeling and efficiency analysis in FinFET technology | IEEE Conference Publication | IEEE Xplore