Power, Performance and Area Optimization of Parallel Load Counters through Logic Minimization and TSPC-FF Utilization | IEEE Conference Publication | IEEE Xplore