Timing-Aware Tier Partitioning for 3D ICs with Critical Path Consideration | IEEE Conference Publication | IEEE Xplore