Effects of Misaligned Gate Lapping Over the Channel on Performances of Ultra-Thin Vertical-Pillar MOSFET | IEEE Conference Publication | IEEE Xplore