Circuit design optimisation using a modified genetic algorithm and device layout motifs | IEEE Conference Publication | IEEE Xplore