Address Register Allocation in Digital Signal Processors | IEEE Conference Publication | IEEE Xplore