Partitioning FPGA-Optimized Systolic Arrays for Fun and Profit | IEEE Conference Publication | IEEE Xplore