A Resource Consumption and Performance Overhead Optimized Reduction Circuit on FPGAs | IEEE Conference Publication | IEEE Xplore