An FPGA Accelerator for Bayesian Network Structure Learning with Iterative Use of Processing Elements | IEEE Conference Publication | IEEE Xplore