Hardware Implementations with High Throughput, Low-Latency and Low-Area for Matrix Inversion | IEEE Conference Publication | IEEE Xplore