A Highly Customizable and Efficient Hardware Implementation for Parallel Matrix Inversion | IEEE Conference Publication | IEEE Xplore