Layout engineering to suppress hysteresis of negative capacitance FinFET | IEEE Conference Publication | IEEE Xplore