An area efficient low-voltage 6-T SRAM cell using stacked silicon nanowires | IEEE Conference Publication | IEEE Xplore