Loading [MathJax]/extensions/MathMenu.js
Performance Evaluation of Static Random Access Memory (SRAM) based on Negative Capacitance FinFET | IEEE Conference Publication | IEEE Xplore

Performance Evaluation of Static Random Access Memory (SRAM) based on Negative Capacitance FinFET


Abstract:

In this work, a comprehensive evaluation was performed for negative capacitance FinFET (NC-FinFET) based static random access memory (NC-SRAM) using the calibrated curren...Show More

Abstract:

In this work, a comprehensive evaluation was performed for negative capacitance FinFET (NC-FinFET) based static random access memory (NC-SRAM) using the calibrated current-voltage relationship and dynamic behavior of NC-FinFETs that were experimentally demonstrated at 14-nm technology node. Important performance indicators of SRAM including static noise margin and standby leakage power were assessed at different values of supply voltage (VDD). Compared with the conventional FinFET-based SRAM, it was found that NC-SRAM shows different behaviors at high VDD and low VDD. For example, at low VDD, standby leakage power consumption of NC-SRAM is higher than conventional SRAM which is different from the conclusion drew by previous works when only high VDD case was considered. Our evaluation gives new insights on the design of future NC-FinFET-based SRAMs, particularly with extremely low supply voltage.
Date of Conference: 17-19 June 2019
Date Added to IEEE Xplore: 08 August 2019
ISBN Information:
Print on Demand(PoD) ISSN: 2381-3555
Conference Location: Suzhou, China

Contact IEEE to Subscribe

References

References is not available for this document.