Solution-processed Synaptic Transistors Utilizing MXenes as Floating Gate | IEEE Conference Publication | IEEE Xplore

Solution-processed Synaptic Transistors Utilizing MXenes as Floating Gate


Abstract:

The synaptic transistors with MXenes as floating gate and titania (TiO2) as tunneling layer are prepared by a low-cost facile solution process. The devices exhibit typica...Show More

Abstract:

The synaptic transistors with MXenes as floating gate and titania (TiO2) as tunneling layer are prepared by a low-cost facile solution process. The devices exhibit typical synaptic behaviors of potentiation and depression by the gate voltage pulses. Moreover, through neuromorphic computing simulation, the transistors in this work show excellent recognition rate in the modified national institute of standards and technology (MNIST) database after 12,000 training states.
Date of Conference: 15-17 September 2021
Date Added to IEEE Xplore: 02 December 2021
ISBN Information:

ISSN Information:

Conference Location: Dresden, Germany

Funding Agency:


Contact IEEE to Subscribe

References

References is not available for this document.