A Design of BNN Accelerator using Gate-level Pipelined Self-Synchronous Circuit | IEEE Conference Publication | IEEE Xplore