Design of optimized reversible multiplier for high speed DSP application | IEEE Conference Publication | IEEE Xplore