An Analytical Approach to Direct IP Protection of VLSI Floorplans | IEEE Conference Publication | IEEE Xplore